|
Abstract In order to optimize the data flow of coarse grain reconfigurable architecture REMUS-II(Reconfigurable Multimedia System2) for high performance media decoding, a novel memory sub-architecture of on-and off-chip memory was proposed by analyzing the data access pattern for multimedia application. For on-chip memory, the 2Ddata and transpose transfer technique was employed to improve the data transfer efficiency by 69.6% and 15.1% on average, respectively. For off-chip memory, the block buffer was implemented to reduce the reference frame accesses with a 37% reduction of accessing time on average. With the memory hierarchy optimization, REMUS-II can achieve real-time H.264 high profile and MPEG2 high level decoding with a definition of 1 980 pixel×1 080 pixel at 200 MHz clock frequency.
|
