|
|
|
| Low Power Design of a Multi-Core Processor Chip |
| GAO Jun, WANG Yong-Wen, GUO Wei, HUANG An-Wen |
| (College of Computer, National University of Defense Technology, Changsha 410073, China) |
|
|
|
|
Abstract In order to implement low power design of Cool Symmetry Processor (CSP) which is a high frequency multi-core processor chip, three techniques are proposed for power reduction based on CSP structure, that is interval power gating, dynamic frequency scaling based on throughput and hierarchical clock gating. The results of experiment show the three low power techniques reduce CSP chip power effectively. The interval power gating solves leakage power, the dynamic frequency scaling based on throughput and hierarchical clock gating can control dynamic power.
|
|
Received: 23 May 2012
Published: 30 January 2013
|
|
|
|
|
|
| No related articles found! |
|
|
|
|
