Integrated Circuits and Systems >
A High-Speed Hardware Architecture of an NTT Accelerator for CRYSTALS-Kyber
![]() |
JUNYAN SUN (Student Member, IEEE) received the B.S. degree in electronics science and technology in 2021 from the University of Science and Technology of China, Hefei, China, where he is currently working toward the M.S. degree. His research interests include hardware/hardware- assisted security and IC design. |
![]() |
XUEFEI BAI received the B.S. degree in geochemistry, and the M.S. and Ph.D. degrees in electronic science and technology from the University of Science and Technology of China (USTC), Hefei, China, in 1998, 2001, and 2008, respectively. He is currently a Lecturer with the School of Micro-electronics, USTC. His research interests include digital VLSI design and computer arithmetic. |
Received date: 2024-02-27
Revised date: 2024-05-06
Accepted date: 2024-05-28
Online published: 2024-11-27
Supported by
National Key R&D Program of China under Grant(2019YFB2204800)
CRYSTALS-Kyber has emerged as a notable lattice-based post-quantum cryptography (PQC) scheme. As one of the four finalists in NIST’s PQC standardization round three, CRYSTALS-Kyber is the only encryption algorithm demonstrating superior performance compared to other algorithms. The number theoretic transform (NTT) is employed to optimize polynomial multiplication, which constitutes the most complex operation within CRYSTALS-Kyber. This study introduces a high-speed NTT accelerator architecture, featuring a novel butterfly unit and an efficient modular polynomial multiplier. The proposed accelerator utilizes a radix-4-based configurable NTT design, which is capable of executing both forward and inverse NTT operations on a unified architecture. When implemented on the Xilinx Virtex-7 FPGA platform, the proposed architecture achieves an acceleration of 1.02-2.30 times in terms of latency, a throughput improvement of 1.02-2.30 times, and an area throughput improvement of up to 3.30 times, relative to the prior works.
JUNYAN SUN , XUEFEI BAI . A High-Speed Hardware Architecture of an NTT Accelerator for CRYSTALS-Kyber[J]. Integrated Circuits and Systems, 2024 , 1(2) : 92 -102 . DOI: 10.23919/ICS.2024.3419562
[1] |
|
[2] |
|
[3] |
|
[4] |
|
[5] |
|
[6] |
|
[7] |
|
[8] |
|
[9] |
|
[10] |
|
[11] |
|
[12] |
|
[13] |
|
[14] |
|
[15] |
|
[16] |
|
[17] |
|
[18] |
|
[19] |
|
[20] |
|
[21] |
|
[22] |
|
[23] |
|
[24] |
|
[25] |
|
[26] |
|
[27] |
|
[28] |
|
[29] |
|
[30] |
|
[31] |
|
[32] |
Xilinx, Inc., “Series FPGAs Data Sheet:Overview,” Sep. 2020. [Online]. Available:
|
/
〈 |
|
〉 |