A 312.5 Mbps-32 Gbps JESD204C Wireline Transceiver Back-Compatible With JESD204B in 28 nm CMOS

SHIJIE LI, RUICHANG MA, MINGXING DENG, JIAMIN XUE, WEI DENG, BAOYONG CHI, HAIKUN JIA

Integrated Circuits and Systems ›› 2024, Vol. 1 ›› Issue (2) : 109-118.

PDF(5409 KB)
PDF(5409 KB)
Integrated Circuits and Systems ›› 2024, Vol. 1 ›› Issue (2) : 109-118. DOI: 10.23919/ICS.2024.3423852
Special Issue on Selected Papers from ICTA2023

A 312.5 Mbps-32 Gbps JESD204C Wireline Transceiver Back-Compatible With JESD204B in 28 nm CMOS

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2024, 1(2): 109-118 https://doi.org/10.23919/ICS.2024.3423852

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(5409 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉