A Novel Power and Area Efficient Digital Beamformer Architecture Using Bit-Stream Processing with MASH △∑ Modulators

TAO ZHONG, YUEKANG GUO, JING JIN, JIANJUN ZHOU

Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (3) : 139-148.

PDF(2298 KB)
PDF(2298 KB)
Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (3) : 139-148. DOI: 10.23919/ICS.2025.3563318
Regular Papers

A Novel Power and Area Efficient Digital Beamformer Architecture Using Bit-Stream Processing with MASH △∑ Modulators

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 2(3): 139-148 https://doi.org/10.23919/ICS.2025.3563318

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(2298 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉