HDD-RAM: A 40-nm 0.35 V 25 MHz Half-Select Disturb-Free Memory With Data-Aware 10T SRAM

YIFEI LI, JIAN CHEN, YUQI WANG, WENFENG ZHAO, YUHAO SHU, YAJUN HA

Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (4) : 205-216.

PDF(4490 KB)
PDF(4490 KB)
Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (4) : 205-216. DOI: 10.23919/ICS.2025.3565481
Regular Papers

HDD-RAM: A 40-nm 0.35 V 25 MHz Half-Select Disturb-Free Memory With Data-Aware 10T SRAM

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 2(4): 205-216 https://doi.org/10.23919/ICS.2025.3565481

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(4490 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉