Accelerating SPHINCS+ Using RISC-V Domain-Specific Processor on Multi-Core Systems

SHENGNAN ZHANG, YIFAN ZHAO, XINGLONG YU, JUN HAN

Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (3) : 149-157.

PDF(2985 KB)
PDF(2985 KB)
Integrated Circuits and Systems ›› 2025, Vol. 2 ›› Issue (3) : 149-157. DOI: 10.23919/ICS.2025.3579338
Regular Papers

Accelerating SPHINCS+ Using RISC-V Domain-Specific Processor on Multi-Core Systems

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 2(3): 149-157 https://doi.org/10.23919/ICS.2025.3579338

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(2985 KB)

Accesses

Citation

Detail
Sections
Recommended

/

〈 〉