Integrated Circuits and Systems >
Design-for-Test Solutions for 3-D Integrated Circuits
PARTHO BHOUMIK, (Graduate Student Member, IEEE) |
ARJUN CHAUDHURI, (Member, IEEE) |
KRISHNENDU CHAKRABARTY, (Fellow, IEEE) |
Received date: 2024-02-15
Revised date: 2024-04-06
Accepted date: 2024-05-10
Online published: 2024-11-27
Supported by
National Science Foundation under Grant(CCF-1908045)
National Science Foundation under Grant(CCF-2309822)
Semiconductor Research Corporation (SRC) under Contract(2470)
Intel Corporation, in part by the DARPA ERI 3DSOC program under Award(HR001118C0096)
CHIMES, one of the seven centers in JUMP 2.0
DARPA through SRC Program
As Moore’s Law approaches its limits, 3-D integrated circuits (ICs) have emerged as promising alternatives to conventional scaling methodologies. However, the benefits of 3-D integration in terms of lower power consumption, higher performance, and reduced area are accompanied by testing challenges. The unique vertical stacking of components in 3-D ICs introduces concerns related to the robustness of bonding surfaces. Moreover, immature manufacturing processes during 3-D fabrication can lead to high defect rates in different tiers. Therefore, there is a need for design-for-test solutions to ensure the reliability and performance of 3-D-integrated architectures. In this paper, we provide a comprehensive survey of existing testing strategies for 3-D ICs. We describe recent advances, including research efforts and industry practice, that address concerns related to bonding defects, elevated power supply noise, fault diagnosis, and fault localization specific to the unique characteristics of 3-D ICs.
Key words: 3-D integrated circuits; design for test; through-silicon vias
SHAO-CHUN HUNG , PARTHO BHOUMIK , ARJUN CHAUDHURI , SANMITRA BANERJEE , KRISHNENDU CHAKRABARTY . Design-for-Test Solutions for 3-D Integrated Circuits[J]. Integrated Circuits and Systems, 2024 , 1(1) : 3 -17 . DOI: 10.23919/ICS.2024.3419629
[1] |
|
[2] |
|
[3] |
|
[4] |
|
[5] |
|
[6] |
|
[7] |
|
[8] |
|
[9] |
|
[10] |
|
[11] |
|
[12] |
|
[13] |
|
[14] |
|
[15] |
|
[16] |
|
[17] |
|
[18] |
“3D-IC platform. Web Integrity Link.” 2021. [Online] Available: https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/tools/digital-design-signoff/Integrity-3D-IC-DS-v1.pdf
|
[19] |
“3D IC: Opportunities, challenges, and solutions.” 2021.[Online] Available:. https://semiengineering.com/3d-ic-opportunities-challenges-and-solutions/
|
[20] |
“Shifting left for earlier testing in 2.5D and 3D IC design,” 2023.[Online] Available:. https://blogs.sw.siemens.com/semiconductor-packaging/2023/03/02/shifting-left-for-earlier-testing-in-3d-ic-design/
|
[21] |
|
[22] |
|
[23] |
|
[24] |
|
[25] |
|
[26] |
|
[27] |
|
[28] |
|
[29] |
|
[30] |
|
[31] |
|
[32] |
|
[33] |
|
[34] |
|
[35] |
|
[36] |
|
[37] |
|
[38] |
|
[39] |
|
[40] |
|
[41] |
|
[42] |
|
[43] |
|
[44] |
|
[45] |
|
[46] |
|
[47] |
|
[48] |
|
[49] |
|
[50] |
|
[51] |
|
[52] |
|
[53] |
|
[54] |
|
[55] |
|
[56] |
|
[57] |
|
[58] |
|
[59] |
|
[60] |
|
[61] |
|
[62] |
|
[63] |
|
[64] |
|
[65] |
|
[66] |
|
[67] |
|
[68] |
|
[69] |
|
[70] |
|
[71] |
|
[72] |
|
[73] |
|
[74] |
|
[75] |
IEEE Standard for Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1TM- 2013, 2013.
|
[76] |
IEEE, IEEE Standard Testability Method for Embedded Core- Based Integrated Circuits, IEEE Standard 1500TM- 2005, 2005, doi: 10.1109/IEEESTD.2005.96290.
|
[77] |
|
[78] |
|
[79] |
|
[80] |
|
[81] |
|
[82] |
|
[83] |
|
[84] |
|
[85] |
|
[86] |
|
[87] |
|
[88] |
|
[89] |
|
[90] |
|
[91] |
|
[92] |
|
[93] |
|
[94] |
|
[95] |
|
[96] |
|
[97] |
|
[98] |
|
[99] |
|
[100] |
|
[101] |
“Test automation of 3D integrated systems.” 2012.[Online] Available:. https://api.semanticscholar.org/CorpusID:259654823
|
[102] |
“Tessent multidie Web Link.” 2022. [Online] Available: https://static.sw.cdn.siemens.com/siemens-disw-assets/public/5VeJ6OifkuLPXkZIfiNFMK/en-US/Siemens-SW-Tessent-multi-die-FS-84857-C2.pdf
|
[103] |
“ATE Solutions to 3D-IC Test Challenges.” [Online] Available:. https://www3.advantest.com/documents/11348/6f2b1d79-526e-4637-8ba8-9b746bd49618
|
[104] |
“TSMC 3DFabricTM alliance.” [Online] Available:. https://www.tsmc.com/english/dedicatedFoundry/oip/3dfabric_alliance
|
/
〈 |
|
〉 |