Integrated Circuits and Systems >

2024 , Vol. 1 >Issue 3: 120 - 126

DOI: https://doi.org/10.23919/ICS.2024.3482310

Original article

Understanding Synthesizable Design Methodologies for Mixed-Signal SAR ADC Circuits

  • FENG YANG 1 ,
  • DUY-HIEU BUI 2 ,
  • YANG ZHAO 1 ,
  • LIANG QI 1 ,
  • JINGHUA ZHANG 3 ,
  • XUAN-TU TRAN 2 ,
  • YONGFU LI , 1
Expand
  • 1 Department of Micro-Nano Electronics and MoE Key Lab of Artificial Intelligence, Shanghai Jiao Tong University, Shanghai 200240, China
  • 2 VNU Information Technology Institute -Vietnam National University, Hanoi 100000, Vietnam
  • 3 Xinyi Information Technology, Nanjing 221400, China
+ CORRESPONDING AUTHOR: YONGFU LI(e-mail: ).

Received date: 2024-09-26

  Revised date: 2024-10-10

  Accepted date: 2024-10-14

  Online published: 2025-01-09

Supported by

the National Natural Science Foundation of China under Grant 62434006 and Grant(62350610271)

Fold

Abstract

The rapid growth of Internet-of-Things (IoT) applications necessitates the development of cost-effective solutions and accelerated design cycles. While digital circuit design has witnessed significant automation, analog design still heavily relies on experienced engineers. To bridge this gap, synthesizable solutions that integrate digital and analog design automation are crucial for efficient IoT development. This paper explores the historical context and current challenges in circuit automation and electronic design automation (EDA) tools, specifically focusing on analog and mixed-signal circuits. As successive approximation register (SAR) ADCs play a critical role in IoT applications, it is important to critically examines the state-of-the-art synthesizable SAR ADCs, discussing the strengths and limitations of different design techniques for various circuit blocks. These findings provide valuable insights for researchers and industry practitioners, informing future research directions in the field of synthesizable SAR ADC design automation.

Key words： Analog-to-digital converter (ADC); custom design; digital -to-analog converter (DAC); standard cell; successive -approximation-register (SAR).

Cite this article

FENG YANG , DUY-HIEU BUI , YANG ZHAO , LIANG QI , JINGHUA ZHANG , XUAN-TU TRAN , YONGFU LI . Understanding Synthesizable Design Methodologies for Mixed-Signal SAR ADC Circuits[J]. Integrated Circuits and Systems, 2024 , 1(3) : 120 -126 . DOI: 10.23919/ICS.2024.3482310

References

Publishing order | Descend order by publishing year | Descend order by cited within
[1].
P. Toledo, R. Rubino, F. Musolino, and P. Crovetti, “Re-thinking analog integrated circuits in digital terms: A new design concept for the IoT era,”IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 3, pp. 816-822, Mar. 2021.

[2].
J. Crossley et al., “BAG: A designer-oriented integrated framework for the development of AMS circuit generators,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2013, pp. 74-81.

[3].
E. Chang et al., “BAG2: A process-portable framework for generator-based AMS circuit design,” in Proc. IEEE Custom Integr. Circuits Conf., 2018, pp. 1-8.

[4].
K. Zhu, H. Chen, M. Liu, and D. Z. Pan, “Tutorial and perspectives on MAGICAL: A silicon-proven open-source analog IC layout system,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 70, no. 2, pp. 715-720, Feb. 2023.

[5].
B. Murmann, “ADC performance survey 1997-2024,” 2024. [Online].

[6].
B. Murmann, “The race for the extra decibel: A brief review of current ADC performance trajectories,” IEEE Solid-State Circuits Mag., vol. 7, no. 3, pp. 58-66, Summer 2015.

[7].
K. Choo et al., “A 0.02mm2 fully synthesizable period-jitter sensor using stochastic TDC without reference clock and calibration in 10nm CMOS technology,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2018, pp. 120-122.

[8].
W. Deng et al., “A fully synthesizable all-digital PLL with interpolative phase coupled oscillator, current-output DAC, and fine-resolution digital varactor using gated edge injection technique,” IEEE J. Solid-State Circuits, vol. 50, no. 1, pp. 68-80, Jan. 2015.

[9].
D. Chang, M. Seo, M.-J. Seo, H.-K. Hong, and S.-T. Ryu, “A 65nm 0.08-to-680MHz low-power synthesizable MDLL with nested-delay cell and background static phase offset calibration,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 3, pp. 281-285, Mar. 2018.

[10].
Y. Li, X. Zhang, Z. Zhang, and Y. Lian, “A 0.45-to-1.2-V fully digital low-dropout voltage regulator with fast-transient controller for near/subthreshold circuits,” IEEE Trans. Power Electron., vol. 31, no. 9, pp. 6341-6350, Sep. 2016.

[11].
K. Seong, W. Lee, B. Kim, J.-Y. Sim, and H.-J. Park, “All-synthesizable current-mode transmitter driver for USB2.0 interface,” IEEE Trans. VLSI Syst., vol. 25, no. 2, pp. 788-792, Feb. 2017.

[12].
V. Unnikrishnan and M. Vesterbacka, “Time-mode analog-to-digital conversion using standard cells,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 12, pp. 3348-3357, Dec. 2014.

[13].
O. Aiello, P. S. Crovetti, and M. Alioto, “Fully synthesizable low-area digital-to-nalog converter with graceful degradation and dynamic power-resolution scaling,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 8, pp. 2865-2875, Aug. 2019.

[14].
R. Martins, N. Lourenço, and N. Horta, “LAYGEN II—Automatic layout generation of analog integrated circuits,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 32, no. 11, pp. 1641-1654, Nov. 2013.

[15].
J. Han, W. Bae, E. Chang, Z. Wang, B. Nikolic´, and E. Alon, “LAYGO: A template-and-grid-based layout generation engine for advanced CMOS technologies,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 68, no. 3, pp. 1012-1022, Mar. 2021.

[16].
S. Yin, R. Wang, J. Zhang, and Y. Wang, “Asynchronous parallel expected improvement matrix-based constrained multi-objective optimization for analog circuit sizing,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 69, no. 9, pp. 3869-3873, Sep. 2022.

[17].
G. Gielen, H. Walscharts, and W. M. C. Sanse, “Analog circuit design optimization based on symbolic simulation and simulated annealing,” IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 707-713, Jun. 1990.

[18].
H. Koh, C. Sequin, and P. R. Gray, “OPASYN: A compiler for CMOS operational amplifiers,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 9, no. 2, pp. 113-125, Feb. 1990.

[19].
K. Settaluri, Z. Liu, R. Khurana, A. Mirhaj, R. Jain, and B. Nikolic, “Automated design of analog circuits using reinforcement learning,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 9, pp. 2794-2807, Sep. 2022.

[20].
H.-Y. Hsu and M. P.-H. Lin,“Automatic analog schematic diagram generation based on building block classification and reinforcement learning,” in Proc. ACM/IEEE Workshop Mach. Learn. CAD, Sep. 2022, pp. 43-48.

[21].
M.-J. Seo, Y.-J. Roh, D.-J. Chang, W. Kim, Y.-D. Kim, and S.-T. Ryu, “A reusable code-based SAR ADC design with CDAC compiler and synthesizable analog building blocks,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 12, pp. 1904-1908, Dec. 2018.

[22].
Y. Otomo, K. Sato, K. Onozaka, and H. Igarashi, “Parameter and topology optimizations for wireless power transfer device considering magnetic and circuit properties,” IEEE Trans. Magn., vol. 60, no. 3, pp. 1-5, Mar. 2024.

[23].
C. Wulff and T. Ytterdal, “A compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for bluetooth low energy receivers,” IEEE J. Solid-State Circuits, vol. 52, no. 7, pp. 1915-1926, Jul. 2017.

[24].
M. Ding et al., “A hybrid design automation tool for SAR ADCs in IoT,” IEEE Trans. VLSI Syst., vol. 26, no. 12, pp. 2853-2862, Dec. 2018.

[25].
J.-E. Park, Y.-H. Hwang, and D.-K. Jeong, “A 0.5-V fully synthesizable SAR ADC for on-chip distributed waveform monitors,” IEEE Access, vol. 7, pp. 63686-63697, 2019.

[26].
N. Ojima et al., “A 0.0053-mm2 6-bit fully-standard-cell-based synthesizable SAR ADC in 65nm CMOS,” in Proc. IEEE Int. New Circuits Syst. Conf., Jun. 2019, pp. 1-4.

[27].
Z. Xu et al., “An all-standard-cell-based synthesizable SAR ADC with nonlinearity-compensated RDAC,” IEEE Trans. VLSI Syst., vol. 29, no. 12, pp. 2153-2162, Dec. 2021.

[28].
M. Liu et al., “OpenSAR: An open source automated end-to-end SAR ADC compiler,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., Nov. 2021, pp. 1-9.

[29].
Y. Li, J. Zhao, Y. Liu, and G. Wang, “A comprehensive study on the design methodology of level shifter circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 70, no. 1, pp. 302-314, Jan. 2023.

[30].
Y.-H. Tsai and S. -I. Liu,“A 0.0067-mm2 12-bit 20-MS/s SAR ADC using digital place-and-route tools in 40-nm CMOS,” IEEE Trans. VLSI Syst., vol. 30, no. 7, pp. 905-914, Jul. 2022.

[31].
M. Saberi, R. Lotfi, K. Mafinezhad, and W. A. Serdijn, “Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 8, pp. 1736-1748, Aug. 2011.

[32].
Y. Li et al., “Energy-efficient charge-recovery switching scheme for dual-capacitive arrays SAR ADC,” Electron. Lett., vol. 49, no. 5, pp. 330-332, Feb. 2013.

[33].
Cadence Design Systems, Inc.,Cadence SKILL Language User Guide, 2022. Accessed: Jul. 1, 2024.

[34].
Synopsys Inc., Laker User Guide, 2022. Accessed: Jul. 1, 2024.

[35].
Synopsys Inc., Custom Designer User Guide, 2022. Accessed: Jul. 1, 2024.

[36].
KLayout,“KLayout user manual,” 2022. [Online].

[37].
Y. Li, Z. Zhang, D. Chua, and Y. Lian, “Placement for binary-weighted capacitive array in SAR ADC using multiple weighting methods,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 33, no. 9, pp. 1277-1287, Sep. 2014.

[38].
S.-Y. Baek, J.-K. Lee, and S.-T. Ryu, “An 88-dB Max-SFDR 12-bit SAR ADC with speed-enhanced ADEC and dual registers,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 9, pp. 562-566, Sep. 2013.

[39].
Y.-H. Hwang, Y. Song, J.-E. Park, and D.-K. Jeong, “A fully passive noise-shaping SAR ADC utilizing last-bit majority voting and cyclic dynamic element matching techniques,” IEEE Trans. VLSI Syst., vol. 30, no. 10, pp. 1381-1390, Oct. 2022.

[40].
C.-C. Liu, C.-H. Kuo, and Y.-Z. Lin, “A 10 bit 320 MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20 nm CMOS, ” IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2645-2654, Nov. 2015.

[41].
X. Qi et al., “Efficient subthreshold leakage current optimization -leakage current optimization and layout migration for 90- and 65-nm ASIC libraries,” IEEE Circuits Devices Mag., vol. 22, no. 5, pp. 39-47, Sep./Oct. 2006.

[42].
S. Weaver, B. Hershberg, P. Kurahashi, D. Knierim, and U.-K. Moon, “Stochastic flash analog-to-digital conversion,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 11, pp. 2825-2833, Nov. 2010.

[43].
S. Weaver, B. Hershberg, and U.-K. Moon, “Digitally synthesized stochastic flash ADC using only standard digital cells,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 1, pp. 84-91, Jan. 2014.

[44].
X. Li et al., “A 0.35 V-to-1.0 v. synthesizable rail-to-rail dynamic voltage comparator based OAI&AOI logic,” Analog Integr. Circuits Signal Process., vol. 104, no. 3, pp. 351-357, Sep. 2020.

[45].
T. Zhou et al., “A 0.25-1.0 v. fully synthesizable three-stage dynamic voltage comparator based XOR&XNOR&NAND&NOR logic,” Analog Integr. Circuits Signal Process., vol. 108, no. 1, pp. 221-228, Jul. 2021.

[46].
M. Ahmadi and W. Namgoong, “Comparator power reduction in low-frequency SAR ADC using optimized vote allocation,” IEEE Trans. VLSI Syst., vol. 23, no. 11, pp. 2384-2394, Nov. 2015.

[47].
J. Pena-Ramos and M. Verhelst, “Split-delta background calibration for SAR ADCs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 64, no. 2, pp. 221-225, Feb. 2017.

[48].
J. Um, Y. Kim, E.-W. Song, J.-Y. Sim, and H.-J. Park, “A digital-domain calibration of split-capacitor DAC for a differential SAR ADC without additional analog circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 11, pp. 2845-2856, Nov. 2013.

[49].
J. A. McNeill, K. Y. Chan, M. C. W. Coln, C. L. David, and C. Brenne- man, “All-digital background calibration of a successive approximation ADC using the split ADC architecture,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 10, pp. 2355-2365, Oct. 2011.

[50].
J. A. McNeill, C. David, M. Coln, and R. Croughwell, “Split ADC calibration for all-digital correction of time-interleaved ADC errors,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 5, pp. 344-348, May 2009.

[51].
J. Sun, M. Zhang, L. Qiu, J. Wu, and W. Liu, “Background calibration of bit weights in pipelined-SAR ADCs using paired comparators,” IEEE Trans. VLSI Syst., vol. 28, no. 4, pp. 1074-1078, Apr. 2020.

[52].
L. Zhang, P. Wang, J. Sun, and J. Wu, “Correlation-based background calibration of bit weight in SAR ADCs using DAS algorithm,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 4, pp. 1063-1067, Apr. 2021.

[53].
G. Wang, F. Kacani, and Y. Chiu, “IRD digital background calibration of SAR ADC with coarse reference ADC acceleration,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 1, pp. 11-15, Jan. 2014.

[54].
S. Sarkar, Y. Zhou, B. Elies, and Y. Chiu, “PN-assisted deterministic digital background calibration of multistage split-pipelined ADC,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 3, pp. 654-661, Mar. 2015.

[55].
M. Ahmadi and W. Namgoong,“A 3.3fJ/conversion-step 250kS/s 10b SAR ADC using optimized vote allocation,” in Proc. IEEE 2013 Custom Integr. Circuits Conf., 2013, pp. 1-4.

[56].
P. Harpe, E. Cantatore, and A. van Roermund,“A 10b/12b 40 kS/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step,” IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3011-3018, Dec. 2013.

[57].
L. Chen, X. Tang, A. Sanyal, Y. Yoon, J. Cong, and N. Sun, “A 0.7-V 0.6-µW 100-kS/s low-power SAR ADC with statistical estimation-based noise reduction,” IEEE J. Solid-State Circuits, vol. 52, no. 5, pp. 1388-1398, May 2017.

[58].
A. Jayaraj, S. T. Chandrasekaran, A. Ganesh, I. Banerjee, and A. Sanyal, “Maximum likelihood estimation-based SAR ADC,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 8, pp. 1311-1315, Aug. 2019.

Options
Outlines

/

〈 〉