Integrated Circuits and Systems >

2025 , Vol. 2 >Issue 4: 217 - 232

DOI: https://doi.org/10.23919/ICS.2025.3613289

Regular Papers

An Efficient Method for Analog Design Optimization With Layout Generators

  • SANTERI PORRASMAA , 1 ,
  • VEETI LAHTINEN 1, 2 ,
  • ALTTI HEIKKINEN 1 ,
  • DHANASHREE BOOPATHY 1 ,
  • ALEKSI TAMMINEN 1 ,
  • MARKO KOSUNEN 1
Expand
  • 1 Department of Electronics and Nanoengineering, Aalto University, 00076 Espoo, Finland
  • 2 Saab Finland Oy, 00100 Helsinki, Finland
SANTERI PORRASMAA (e-mail: ).

VEETI LAHTINEN (Student Member, IEEE),

ALEKSI TAMMINEN (Member, IEEE),

MARKO KOSUNEN (Member, IEEE)

Received date: 2025-07-18

  Revised date: 2025-09-03

  Accepted date: 2025-09-19

  Online published: 2025-12-24

Supported by

Aalto University School of Electrical Engineering

Fold

Abstract

This paper describes an efficient fully programmatic and automated post-layout simulationbased optimization method for analog designs. The proposed methodology is developed to achieve the targeted performance objectives efficiently, that is, with reduced number of iterations and less simulation time, compared to currently predominantly manual design procedures. The efficiency of method is achieved through utilization of expert knowledge at every step of the proposed design process. The expert knowledge is supplied by formalizing the expression of design problems as nested functions, partitioning the design problem in both electrical and physical domains and by selection of starting point for the optimization. The circuit dependencies captured by the nested functions are augmented with backpropagation, similarly as in machinelearning. The proposed methodology provides a fully automated procedure for analog designs that incorporates extracted layout parasitic effects in all phases of the design process without human-in-the-loop. The effectiveness of the methodology is demonstrated with four example circuits: an inverter, a true single-phase clock flip-flop, a source follower, and a bootstrapped sampling switch. The variety of examples represent increasingly complex systems with increasing number of parameters, demonstrating capability of providing analog building blocks from specification to physical implementation without designer intervention.

Key words： Analog circuit generators; Berkeley analog generator; machine learning; procedural optimization; programmatic circuit design; TheSyDeKick

Cite this article

SANTERI PORRASMAA , VEETI LAHTINEN , ALTTI HEIKKINEN , DHANASHREE BOOPATHY , ALEKSI TAMMINEN , MARKO KOSUNEN . An Efficient Method for Analog Design Optimization With Layout Generators[J]. Integrated Circuits and Systems, 2025 , 2(4) : 217 -232 . DOI: 10.23919/ICS.2025.3613289

References

Publishing order | Descend order by publishing year | Descend order by cited within
[1]
G. Gielen and R. Rutenbar, “Computer-aided design of analog and mixed-signal integrated circuits,” Proc. IEEE, vol. 88, no. 12, pp. 1825-1854, Dec. 2000.

[2]
F. Rocha, R. Martins,N. Lourenço, and N. Horta, “State-of-the-art on automatic analog IC sizing,” in Electron. Des. Automat. of Analog ICs combining Gradient Models with Multi-Objective Evol. Algorithms, Cham: Springer International Publishing, 2014, pp. 7-22. [Online]. Available: https://doi.org/10.1007/978-3-319-02189-82

[3]
S. Maji, A. F. Budak, S. Poddar, and D. Z. Pan, “Toward end-to-end analog design automation with ML and data-driven approaches (Invited Paper),” in Proc. 29th Asia South Pacific Des. Automat. Conf., 2024, pp. 657-664.

[4]
H. Graeb, Analog Layout Synthesis: A Survey of Topological Approaches. New York, NY, USA: Springer, 2011.

[5]
M. P.-H. Lin, Y.-W. Chang, and C.-M. Hung, “Recent research development and new challenges in analog layout synthesis,” in Proc. 21st Asia South Pacific Des. Automat. Conf., 2016, pp. 617-622.

[6]
R. Martins, Analog Integrated Circuit Design Automation: Placement, Routing and Parasitic Extraction Techniques, 1st ed.ed. Cham, Switzerland: Springer International Publishing, 2017.

[7]
E. Afacan, N. Lourenço,R. Martins, and G. Dündar, “Review: Machine learning techniques in analog/RF integrated circuit design, synthesis, layout, and test,” Integration : VLSI J.., vol. 77, pp. 113-130, 2021.

[8]
R. M. F. Martins and N. C. C. Lourenço, “Analog integrated circuit routing techniques: An extensive review,” IEEE Access, vol. 11, pp. 35965-35983, 2023.

[9]
P. Xu, J. Li, T.-Y. Ho, B. Yu, and K. Zhu, “Performance-driven analog layout automation: Current status and future directions (Invited Paper),” in Proc. 29th Asia South Pacific Des. Automat. Conf., 2024, pp. 679-685.

[10]
H. Chen, M. Liu, X. Tang, K. Zhu,N. Sun, and D. Z. Pan, “Challenges and opportunities toward fully automated analog layout design,” J. Semicond., vol. 41, no. 11, Nov. 2020, Art. no. 111407. [Online]. Available: https://dx.doi.org/10.1088/1674-4926/41/11/111407

[11]
R. Martins, A. Gusmao, A. Canelas, F. Passos, N. Lourenco, and N. Horta, “An essay on the next generation of performance-driven Analog/RF IC EDA tools: The role of simulation-based layout optimization,” in Proc. SMACD / PRIME 2021; Int. Conf. SMACD 16th Conf. PRIME, 2021, pp. 1-4.

[12]
M. Liu, X. Tang, K. Zhu, H. Chen,N. Sun, and D. Z. Pan, “1and 80-MS/s SAR ADCs in 40-nm CMOS with end-to-end compilation,” IEEE Solid-State Circuits Lett., vol. 5, pp. 292-295, 2022.

[13]
K. Settaluri, Z. Liu, R. Khurana, A. Mirhaj,R. Jain, and B. Nikolic, “Automated design of analog circuits using reinforcement learning,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 9, pp. 2794-2807, Sep. 2022.

[14]
D. E. Rumelhart,G. E. Hinton, and R. J. Williams, “Learning representations by back-propagating errors,” Nature, vol. 323, no. 6088, pp. 533-536, Oct. 1986. [Online]. Available: https://doi.org/10.1038/323533a0

[15]
M. Hershenson,S. Boyd, and T. Lee, “Optimal design of a CMOS op-amp via geometric programming,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, no. 1, pp. 1-21, Jan. 2001.

[16]
M. D. M. Hershenson, “Design of pipeline analog-to-digital converters via geometric programming,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., Nov., 2002, pp. 317-324.

[17]
D. Colleran et al., “Optimization of phase-locked loop circuits via geometric programming,” in Proc. IEEE Custom Integr. Circuits Conf., 2003, pp. 377-380.

[18]
J. Kim, J. Lee, L. Vandenberghe, and C.-K. K. Yang, “Techniques for improving the accuracy of geometric-programming based analog circuit design optimization,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des. 2004., 2004, pp. 863-870.

[19]
Y. Wang, M. Orshansky, and C. Caramanis, “Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization,” in Proc. 51st ACM/EDAC/IEEE Des. Automat. Conf., 2014, pp. 1-6.

[20]
S.-H. Lui,H.-K. Kwan, and N. Wong, “Analog circuit design by nonconvex polynomial optimization: Two design examples,” Int. J. Circ. Theor. App., vol. 38, no. 1, pp. 25-43, 2010. [Online]. Available: https://onlinelibrary.wiley.com/doi/abs/10.1002/cta.525

[21]
A. Sayed, A. N. Mohieldin, and M. Mahroos, “A fast and accurate geometric programming technique for analog circuits sizing,” in Proc. 31st Int. Conf. Microelectronics, 2019, pp. 316-319.

[22]
G. Gielen,H. Walscharts, and W. Sansen, “Analog circuit design optimization based on symbolic simulation and simulated annealing,” in Proc. ESSCIRC ’89:Proc. 15th Eur. Solid-State Circuits Conf., 1989, pp. 252-255.

[23]
R. Phelps, M. Krasnicki, R. Rutenbar,L. Carley, and J. Hellums, “Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 6, pp. 703-717, Jun. 2000.

[24]
B. Liu et al., “Analog circuit optimization system based on hybrid evolutionary algorithms,” Integration, vol. 42, no. 2, pp. 137-148, 2009. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0167926008000126

[25]
B. Liu, F. V. Fernández, G. Gielen, R. Castro-López and E. Roca, “A memetic approach to the automatic design of high-performance analog integrated circuits,” ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 3, Jun. 2009, Art. no. 42. [Online]. Available: https://doi.org/10. 1145/1529255.1529264

[26]
J. Koza, F. Bennett, D. Andre,M. Keane, and F. Dunlap, “Automated synthesis of analog electrical circuits by means of genetic programming,” IEEE Trans. Evol. Comput., vol. 1, no. 2, pp. 109-128, Jul. 1997.

[27]
R. Vural and T. Yildirim, “Analog circuit sizing via swarm intelligence,” AEU Int. J. Electron. Commun., vol. 66, no. 9, pp. 732-740, 2012. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S1434841112000052

[28]
P. P. Prajapati and M. V. Shah, “Two stage cmos operational amplifier design using particle swarm optimization algorithm,” in Proc. 2015 IEEE UP Sect. Conf. Elect. Comput. Electron., 2015, pp. 1-5.

[29]
K. G. Shreeharsha, R. K. Siddharth,M. H. Vasantha, and Y. B. N. Kumar, “An error bound particle swarm optimization for analog circuit sizing,” IEEE Access, vol. 12, pp. 50126-50136, 2024.

[30]
V. Lahtinen, A. Heikkinen, S. Porrasmaa, A. Tamminen, and M. Kosunen, “An efficient framework for fully automated post-layout simulation-based optimization,” in Proc. 21st Int. Conf. Synthesis, Modeling, Anal. Simul. Methods, Appl. to Circuits Des., 2025, pp. 1-4.

[31]
G. Huang, L. Qian, S. Saibua,D. Zhou, and X. Zeng, “An efficient optimization based method to evaluate the DRV of SRAM cells,” IEEE Trans. Circuits Syst. I, vol. 60, no. 6, pp. 1511-1520, Jun. 2013.

[32]
B. Peng, F. Yang, C. Yan,X. Zeng, and D. Zhou, “Efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2016, pp. 1417-1422.

[33]
W. Lyu et al., “An efficient Bayesian optimization approach for automated optimization of analog circuits,” IEEE Trans. Circuits Syst. I, vol. 65, no. 6, pp. 1954-1967, Jun. 2018.

[34]
R. Lyu et al., “A study on exploring and exploiting the high-dimensional design space for analog circuit design automation : (Invited Paper),” in Proc. 29th Asia South Pacific Des. Automat. Conf., 2024, pp. 671-678.

[35]
M. Fayazi, Z. Colter,E. Afshari, and R. Dreslinski, “Applications of artificial intelligence on the modeling and optimization for analog and mixed-signal circuits: A review,” IEEE Trans. Circuits Syst. I, vol. 68, no. 6, pp. 2418-2431, Jun. 2021.

[36]
B. Shahriari, K. Swersky, Z. Wang,R. P. Adams, and N. D. Freitas, “Taking the human out of the loop: A review of Bayesian optimization,” Proc. IEEE, vol. 104, no. 1, pp. 148-175, Jan. 2016.

[37]
K. Touloupas, N. Chouridis, and P. P. Sotiriadis, “Local Bayesian optimization for analog circuit sizing,” in Proc. 58th ACM/IEEE Des. Automat. Conf., 2021, pp. 1237-1242.

[38]
B. He, S. Zhang, F. Yang, C. Yan,D. Zhou, and X. Zeng, “An efficient Bayesian optimization approach for analog circuit synthesis via sparse Gaussian process modeling,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2020, pp. 67-72.

[39]
S. Zhang, F. Yang, C. Yan,D. Zhou, and X. Zeng, “An efficient batchconstrained Bayesian optimization approach for analog circuit synthesis via multiobjective acquisition ensemble,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 1, pp. 1-14, Jan. 2022.

[40]
T. Gu et al., “BBGP-sDFO: Batch Bayesian and Gaussian process enhanced subspace derivative free optimization for high-dimensional analog circuit synthesis,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 43, no. 2, pp. 417-430, Feb. 2024.

[41]
Y. Li, Y. Wang, Y. Li,R. Zhou, and Z. Lin, “An artificial neural network assisted optimization system for analog design space exploration,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 39, no. 10, pp. 2640-2653, Oct. 2020.

[42]
A. F. Budak, M. Gandara, W. Shi, D. Z. Pan,N. Sun, and B. Liu, “An efficient analog circuit sizing method based on machine learning assisted global optimization,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 5, pp. 1209-1221, May 2022.

[43]
M. Fayazi, M. T. Taba,E. Afshari, and R. Dreslinski, “AnGeL: Fully-automated analog circuit generator using a neural network assisted semi-supervised learning approach,” IEEE Trans. Circuits Syst. I, vol. 70, no. 11, pp. 4516-4529, Nov. 2023.

[44]
S. Zhang, W. Lyu, F. Yang, C. Yan,D. Zhou, and X. Zeng, “Bayesian optimization approach for analog circuit synthesis using neural network,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2019, pp. 1463-1468.

[45]
N. Lourenço et al., “Using polynomial regression and artificial neural networks for reusable analog IC sizing,” in Proc. 16th Int. Conf. Synth., Model., Anal. Simul. Methods Appl. Circuit Des., 2019, pp. 13-16.

[46]
J. Liu, M. Hassanpourghadi, Q. Zhang,S. Su, and M. S.-W. Chen, “Transfer learning with Bayesian optimization-aided sampling for efficient ams circuit modeling,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., 2020, pp. 1-9.

[47]
J. Liu et al., “From specification to silicon: Towards analog/mixedsignal design automation using surrogate NN models with transfer learning,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., 2021, pp. 1-9.

[48]
D. N. Zadeh and M. B. Elamien, “Generative ai for analog integrated circuit design: Methodologies and applications,” IEEE Access, vol. 13, pp. 58043-58059, 2025.

[49]
A. Bansal,B. C. Paul, and K. Roy, “An analytical fringe capacitance model for interconnects using conformal mapping,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 12, pp. 2765-2774, Dec. 2006.

[50]
J. V. Faricelli, “Layout-dependent proximity effects in deep nanoscale CMOS,” in Proc. IEEE Custom Integr. Circuits Conf. 2010, 2010, pp. 1-8.

[51]
H. Onodera,H. Kanbara, and K. Tamaru, “Operational-amplifier compilation with performance optimization,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 466-473, Apr. 1990.

[52]
M. Ranjan, W. Verhaegen, A. Agarwal, H. Sampath,R. Vemuri, and G. Gielen, “Fast, layout-inclusive analog circuit synthesis using precompiled parasitic-aware symbolic performance models,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2004, vol. 1, pp. 604-609.

[53]
H. Habal and H. Graeb, “Constraint-based layout-driven sizing of analog circuits,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 30, no. 8, pp. 1089-1102, Aug. 2011.

[54]
A. Toro-Frıás, R. Castro-López,E. Roca, and F. V. Fernández, “An automated layout-aware design flow,” in Proc. Int. Conf. Synth., Model., Anal. Simul. Methods Appl. Circuit Des., 2012, pp. 73-76.

[55]
V. Lahtinen, S. Porrasmaa, M. Kosunen, and J. Ryynänen, “Procedural design, verification and implementation framework for analog amplifiers,” in Proc. 20th Int. Conf. Synth., Model., Anal. Simul. Methods Appl. Circuit Des., 2024, pp. 1-4.

[56]
V. Lahtinen, S. Porrasmaa, A. Heikkinen, M. Tenhunen,J. Ryynänen, and M. Kosunen, “Fully programmatic automated design procedure of comparators for analog-to-digital converters,” IEEE Trans. Comput.Aided Des. Integr. Circuits Syst., vol. 44, no. 10, pp. 4043-4047, Oct. 2025.

[57]
P. Vancorenland, G. V. D. Plas, M. Steyaert, G. Gielen, and W. Sansen, “A layout-aware synthesis methodology for RF circuits,” in Proc. IEEE/ACM Int. Conf. Comput. Aided Des., 2001 IEEE/ACM Dig. Tech. Papers (Cat. No.01CH37281), 2001, pp. 358-362.

[58]
A. Agarwal, H. Sampath, V. Yelamanchili, and R. Vemuri, “Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits,” in Proc. 41st Des. Automat. Conf., 2004, pp. 145-150.

[59]
R. Castro-Lopez, O. Guerra,E. Roca, and F. V. Fernandez, “An integrated layout-synthesis approach for analog ICS,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 7, pp. 1179-1189, Jul. 2008.

[60]
Z. Liu and L. Zhang, “A performance-constrained template-based layout retargeting algorithm for analog integrated circuits,” in Proc. 15th Asia South Pacific Des. Automat. Conf., 2010, pp. 293-298.

[61]
N. Lourenço,R. Martins, and N. Horta, “Layout-aware sizing of analog ICS using floorplan & routing estimates for parasitic extraction,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2015, pp. 1156-1161.

[62]
C. D. Ranter, G. V. D. Plas, M. Steyaert,G. Gielen, and W. Sansen, “CYCLONE: Automated design and layout of RF LC-oscillators,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 10, pp. 1161-1170, Oct. 2002.

[63]
B. Xu et al., “Magical: Toward fully automated analog ic layout leveraging human and machine intelligence: (Invited Paper),” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2019, pp. 1-8.

[64]
K. Kunal et al., “Invited: Align-open-source analog layout automation from the ground up,” in Proc. 56th ACM/IEEE Des. Automat. Conf., 2019, pp. 1-4.

[65]
J. Crossley et al., “Bag: A designer-oriented integrated framework for the development of AMS circuit generators,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2013, pp. 74-81.

[66]
M. Liu et al., “Towards decrypting the art of analog layout: Placement quality prediction via transfer learning,” in Proc. Des. Automat. Test Europe Conf. Exhib., 2020, pp. 496-501.

[67]
M. Bashir, F. Abbassi, M. V. Misic, J. Sturm, and H. Getnot, “Performance comparison of bag and custom generated analog layout for single-tail dynamic comparator,” in 2020 Austrochip Workshop Microelectronics (Austrochip) 2020, pp. 37-41.

[68]
E. Chang et al., “BAG2: A process-portable framework for generatorbased AMS circuit design,” in Proc. IEEE Custom Integr. Circuits Conf., 2018, pp. 1-8.

[69]
M. Liu et al., “Closing the design loop: Bayesian optimization assisted hierarchical analog layout synthesis,” in Proc. 57th ACM/IEEE Des. Automat. Conf., 2020, pp. 1-6.

[70]
M. Liu, W. J. Turner, G. F. Kokai, B. Khailany,D. Z. Pan, and H. Ren, “Parasitic-aware analog circuit sizing with graph neural networks and Bayesian optimization,” in Proc. Des., Automat. Test Europe Conf. Exhib., 2021, pp. 1372-1377.

[71]
M. Leibl, A. Lberni, and H. Graeb, “On the importance of initial sizing of analog circuits based on analytical equations,” in Proc. 2024 31st IEEE Int. Conf. Electron., Circuits Syst., 2024, pp. 1-4.

[72]
D. Marolt, J. Scheible, G. Jerke, and V. Marolt, “The essential role of procedural approaches in electronic design automation,” in Proc. SMACD / PRIME 2021; Int. Conf. SMACD 16th Conf. PRIME, 2021, pp. 1-6.

[73]
I. Abel, M. Neuner, and H. E. Graeb, “A hierarchical performance equation library for basic op-amp design,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 7, pp. 1976-1989, Jul. 2022.

[74]
B. Widrow, “Adaptive filters I: Fundamentals,” Stanford Electron. Lab., Stanford, CA, USA, Tech. Rep. 6764-6, Dec. 1966. [Online]. Available: https://isl.stanford.edu/widrow/papers/t1966adaptivefilters.pdf

[75]
J. Blank and K. Deb, “Pymoo: Multi-objective optimization in Python,”IEEE Access, vol. 8, pp. 89497-89509, 2020.

[76]
M. Kosunen,“The system development kit,” 2025. [Online]. Available: https://github.com/TheSystemDevelopmentKit

[77]
K. Ryynänen, V. Lahtinen, S. Porrasmaa, K. Stadius,M. Kosunen, and J. Ryynänen, “An automated EM-Simulation environment with parameterized layout generation for microwave integrated circuits,” in Proc. IEEE Nordic Circuits Syst. Conf., 2023, pp. 1-6.

[78]
“Modular open source analog integrated circuits design framework,” 2025. [Online]. Available: https://gitlab.com/mosaic_group

[79]
M. Kosunen,“The system development kit-spice module,” 2025. [Online]. Available: https://github.com/TheSystemDevelopmentKit/spice

[80]
M. Kosunen,“Chipndale-process independent analog shell,” 2025. [Online]. Available: https://gitlab.com/chipndale/process_independent_analog_shell

[81]
M. Dessouky and A. Kaiser, “Very low-voltage digital-audio /spl delta//spl sigma/ modulator with 88-db dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349-355, Mar. 2001.

[82]
B. Razavi, “The design of a bootstrapped sampling circuit [the analog mind],” IEEE Solid-State Circuits Mag., vol. 13, no. 1, pp. 7-12, Winter 2021.

[83]
T. Iizuka,T. Ito, and A. A. Abidi, “Comprehensive analysis of distortion in the passive FET sample-and-hold circuit,” IEEE Trans. Circuits Syst. I, vol. 65, no. 4, pp. 1157-1173, Apr. 2018.

[84]
P. Allen, “Slew induced distortion in operational amplifiers,” IEEE J. Solid-State Circuits, vol. JSSC-12, no. 1, pp. 39-44, Feb. 1977.

Options
Outlines

/

〈 〉