×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
导航切换
Home
About
About the Journal
Aims and Scope
Editorial Policies
Editorial Board
News
Contact us
Publish with us
Author Instructions
Article Processing Charges
Editorial Processes
Manuscript Templates
Submit a Manuscript
Peer Review Guidelines
Browse
Current Issue
Archive
Most Viewed
Most Downloaded
Most Cited
Special Issues and Sections
A Novel Power and Area Efficient Digital Beamformer Architecture Using Bit-Stream Processing with MASH △∑ Modulators
TAO ZHONG, YUEKANG GUO, JING JIN, JIANJUN ZHOU
Integrated Circuits and Systems . 2025, (
3
): 139 -148 . DOI: 10.23919/ICS.2025.3563318
